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Abstract 
Methods for the synthesis of asynchronous circuits from 
Signal Transition Graphs (STGs) have commonly used the 
State Graph to solve the two main steps of this process: 
the state assigment problem and the generation of hazard- 
free logic. The size of the State Graph can be of order 
0(2"), where n is the number of signals of the circuit. A s  
synthesis tools for asynchronous systems start to mature, 
the size of the STGs increases and the exponential algo- 
rithms that work on the State Graph become obsolete. This 
paper presents alternative algorithms that work in polyno- 
mial time and, therefore, avoid the generation of the SG. 
With the proposed algorithms, STGs can be synthesized and 
hazard-free circuits generated in extremely low CPU times. 
Improvements in 2 or 3 orders of magnitude (from hours 
to seconds) with respect to existing algorithms are achieved 
when synthesizing fairly large STGs. 
1 Introduction 
Asynchronous circuits have gained interest in the last 
few years, specially in the area of interface circuits. How- 
ever they have not been widely used due to the difficulty 
of design and the lack of synthesis and verification tools. 
Signal Transition Graphs (STGs) have been proposed as 
a specification formalism for asynchronous control circuits 
Most current designs based on STG specifications have 
been handcrafted and, therefore, their complexity is rela- 
tively manageable by designers. Even for some of such de- 
scriptions, the synthesis algorithms take a significant CPU 
time, of the order of several minutes or hours. This results 
directly from the fact that the number of states derived 
from an STG rapidly exploits with the number of signals 
and the degree of parallelism intrinsic to the underlying 
net. Similarly to what happened with synchronous FSMs, 
as high-level synthesis tools start becoming mature, asyn- 
chronous FSMs will be automatically generated to specify 
the behavior of interface and data-path controllers [3] and 
its complexity will be no longer manageable by exponential 
algorithms. 
Therefore, there is a need to devise algorithms whose 
complexity depends on the size of the description rather 
than in the number of states. This paper aims at making 
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some key contributions in this direction. The algorithms 
proposed to verify the Complete State Coding (CSC) prob- 
lem and to synthesize hazard-free circuits must, first, avoid 
the enumeration of the states generated by the STG de- 
scription and then, avoid net traversals that depend on 
the number of states of the STG. In this way, polynomial 
algorithms are proposed. 
The two-level circuits generated by the proposed poly- 
nomial algorithms can be valid implementations of the 
specifications if the environment behaves as assumed by 
the STG. Furthermore, this implementation can be trans- 
formed into a multi-level logic circuit with more general 
delay models by using existing techniques [6]. 
1.1 Previous work 
Methods for solving the CSC problem in STGs have 
been proposed in [7, 14, 15, 161. Vanbekbergen [14] and 
Ykman [16] have presented algorithms that work directly 
on the STG, but only in [14] a polynomial-time technique 
based on the lock graph theory has been proposed. How- 
ever, this technique is only applicable to marked graphs 
with single transitions. The other approaches require the 
construction of the State Graph (SG), which can have a 
number of states of 0(2") ,  being n the number of signals. 
Algorithms for hazard-free synthesis from STGs have 
been proposed by Chu [2], Moon et al. [9], and Lavagno et 
al. [5] assuming different delay models and modes of oper- 
ation. The most general delay model (bounded wire delay) 
has been considered in [6] where hazards are eliminated by 
solving a linear programming problem. 
However, all the proposed approaches require an ex- 
haustive analysis of the states of the system either at the 
level of State Graph (SG) or next-state tables and, there- 
fore, their corresponding algorithms are exponential. 
2 Definitions 
This section presents some basic definitions and nota- 
tions used along the paper. We have imported other pre- 
liminary definitions and results from [l, 4, 7,  10, 141. 
Signal Transition Graphs (STGs) are Petri nets, whose 
transitions are interpreted as value changes on signals of 
the circuit. Rising and falling transitions for signal t are 
denoted by tt and t -  respectively, while t* denotes an up- 
or down-transition. Sa denotes the set of all signals in the 
STG, and SNI  denotes the set of non-input signals. 
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If the STG is live, each state (marking) si of the State 
Graph is assigned a binary vector of signal values (state 
code). The binary vector v i  E {0,1}” (n = ISal) is the 
code of state si, while v: denotes the value of signal t j  in 
the state s i .  If M = {ml, .. . , mn) is a set of markings of 
an STG, then M = { w l ,  ..., vn) denotes the set of state 
codes of the SG corresponding to the markings in M. 
h 
Figure 1: (a) STG Specification of a PLA interface circuit, 
(b) SMC descomposition 
Figure l(a) depicts an example of STG with two in- 
put signals (Ri and Ai) and one output signal (Ro), and 
its initial marking. This example has been taken from [i’] 
and specifies the behavior of a PLA interface circuit. Fig- 
ure l (b)  shows the State Machine Components (SMCs) 
that cover all the transitions for each signal in the STG. 
3 A P-time Algorithm for CSC 
Verification 
Next we present a novel approach to verify the CSC 
property for Free-choice STGs. Previously, we propose an 
exponential method that operates directly on the STG. 
Then we make it polynomial by using some relaxations. 
Definition 1 Given an STG S and a non-input signalt,,  
we define 
M ?  = {m, E [mo) I 3: : m J [ t : ) )  
M !  = {m, E [mo) I U; = 1 A B t ,  : m,[t,)}  
M ,  = {m3 E [mo) I 3, : m3[t , )}  
MY = {m, E [mo) I = 0 A At;’ : m,[t?)} 
M: (M,)  is the set of markings in which some t: (t,) 
is enabled. M i  ( M f )  is the set of markings in which the 
corresponding state code is such that U; = 1 (U; = 0) and 
no t: transition is enabled. 
Theorem 2 [12] An STG S has the CSC property ifl 
t / t ; E S N I  Z:n@=0 A Z;nZ+=0 
The calculation of the Mi sets requires a complete 
reachability analysis of the net. The approach we propose 
avoidzthe exponentiality of this analysis by overestimating 
the Mi sets. 
Definition 3 For each place p and transition t of an STG, 
we define 
Definition 4 Given a place p and a transition t ,  we de- 
fine C, and Ct as the smallest cubes (i.e. with the greatest 
number of literals) that cover V,  and Vt respectively. 
h h 
Cp and C, can be calculated in polynomial time for free- 
choice nets by using the algorithm presented in [ll]. 
Definit ion 5 A set of SMCs, C = {S i } ,  is an SM-cover 
of an STG S if all members of C are SMCs of S and all 
the places and transitions of S are covered by some Si. An 
SM-cover C is irredundant if no subset of C i s  an SM- 
cower. 
Finding an SMC that covers a place or a transition 
can be done in polynomial time by using the extension of 
Hack’s algorithm [4] presented in [ll]. Finding an irredun- 
dant cover can be done by iterative generation of SMCs 
that cover places or transitions not covered by previous 
SMCs. 
The following algorithm makes a conservative verifica- 
tion of the CSC property, i.e. if a CSC conflict exists then 
it is detected by the algorithm. On the other hand, the 
use of the C cubes instead of the M sets may produce the 
detection of non-existing conflicts as “potential conflicts”. 
State signals are inserted to disambiguate the CSC con- 
flicts using the approach presented in [ll]. 
has-csc-property ( S )  { 
Let C = ISm) be an irredundant SM-cover of S 
foreach S, E C do 
foreach pair p, and p k  covered by S, s.t. j > k do 
foreach non-input signal t ,  do 
if (3: E p : )  A (Cp, “C,,: # 0) then return false; 
if (3: E p : )  A (ep, ne,. # 0) then return false; 
return true; 
1 
4 Hazard-free Next-state Function 
Once an STG satisfies the CSC property, a hazard-free 
logic circuit can be derived. In this section a polynomial 
time algorithm for the synthesis of hazard-free two-level 
circuits under Multiple Signal Change (MSC) conditions 
and unbounded gate-delay model (speed independent) is 
presented. Additionally, a well-behaved environment is as- 
sumed [8] (it does not apply inputs too quickly so that the 
circuit can become stable). This circuit can be a starting 
point for other synthesis steps oriented to multi-level logic 
and/or more general delay models [6]. 
The proposed approach assumes that the CSC property 
has been guaranteed by using the CSC solving procedure 
presented in the previous section. Moreover, it requires 
the SM-cover used for CSC verification to be well-formed 
for synthesis. 
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Figure 2: (a)PLA interface circuit with the CSC property, 
(b) SMC for signals Ro and s, (c) State Graph 
Definition 6 Given an STG S ,  a n  SM-cover C = { S k }  
is said to be well-formed for synthesis iffor any t ,  E S N I  
there is an S,  E C such that all transitions of signal t ,  are 
covered by S,. 
From now on, we will denote by S, an SMC that covers 
all transitions of signal t ,  (note that one SMC can cover 
more than one signal). Tables 1 and 2 show the V sets and 
their corresponding cubes for the encoded PLA interface 
circuit depicted in Figure 2(a). The SMC that covers all 
transitions of signals Ro and s is in Figure 2(b) and the 
State Graph is in Figure 2(c). 
P C l  I P, 
V ,  I C, (RI Ai Ro s) 
(m5, m6) I 1 - 0 1  
{m l ,  m2, m7, m8,-m9, m15} 
{ma, m4, m10, m l l ,  m12, m16} 
(m7, m8, m10, m l l }  
{mg, m12) 
{ml ,  m2, m3, m4} 
{ m l ,  m3, m5, m7, m10, m13 
(m2,  m4, m6, m8, m l l ,  m14] 
{m13, m14) 
tm15 m162 
I - - -  
o - - -  
- - 1 1  
- 1 1 0  
- - 0 0  
- 1 . .  
0 . 0 1  
- 0 1 0  
Table 1: V, and C p  for the places of the example 
A.- 
S- 
U. 
'(m5, m6}< 
{ m l ,  m2, m7, m8, m9, 1x115) 
(m15, m16} 
(m9, 111123 
{ m l ,  m3, m5, m7, m10, m13} 
(m8,  m l l }  
{m3, m4) 
7
- 0 1 0  
- 1 1 0  
0 - 0 0  
- 0 1 1  
Table 2: Vt and Ct for the transitions of the example 
4.1 Deriving Logic from a State Machine 
We will denote by F, and R, the on-set and off-set cov- 
ers derived for the next-state function of the non-input 
signal t , .  The on-set and the off-set of the next-state func- 
tion f, can be expressed in terms of the M ,  sets: 
h 
On-set(fi) = 52; U 2 
Off-set(f,) = 52: U 
Instead, we calculate covers by using the cubes C, and 
Ct for all places and transitions of signal ti  of Si. 
Given an SMC Si that covers signal t i ,  the places cov- 
ered by Si can be partitioned into four sets: Pi' (places 
between a t' and a t ;  transitions and not predecessor of 
any t; transition), P," (places between a t i  and a t +  transi- 
predecessor of a t: transition) and, PF (places predecessor 
of a t ;  transition). 
Clearly, the state codes of the markings that have a 
token in some place in P,! belong to_the on-set off;.  These 
codes belong to the corresponding V,  sets and are covered 
by the Cp cubes. 
The state codes in Vti+ for any rising transition of t i  
belong to the on-set off; .  These codes are covered by the 
Ct;+ cubes. 
Finally, the state codes in V,  - Vt,-  for any p E P; and 
predecessor of ti- ,  belong to the on-set off , .  These codes 
are also cowered by D = C, - eti-. Note that D is not a 
cube, but a cover. Its calculation can be done in polyno- 
mial time and, the fact that D covers V p  - zuidehatVti- 
results from the CSC verification procedure of the previous 
section as shown in [12]. 
Thus, an initial F; cover can be obtained by using 
this approach (similarly for an initial Ri cover). For haz- 
ard elimination, consensus between cubes corresponding 
to pairs of adjacent places (separated by one transition) 
and pairs of adjacent places and transitions are properly 
added. Finally, a prime cover is obtained by expanding 
the resulting cubes in F,  against Ri. 
The following algorithm obtains a SOP hazard-free 
cover Fi for the next-state function f,. 
tions and not predecessor of any t+ transition), Pi 4 (places 
h 
A *  
h 
hazard-free-SOP-tmplementataon { 
let SI be an SMC that covers signal t ,  
F, = R, = 0 
/* Calculate an initial cover for F, */ 
foreach place p ,  covered by S, do 
if (3 = tr E p ' )  D,, = C,, - Ct  
else if (3 = tl 4 E p ; )  DpJ = C t  
else DpJ = CpJ  
FI = FI U Dp, 
/* Calculate an initial cover for R, */ 
... Similarly to F, ... 
/* Add consensus for hazard elimination *I 
foreach transition t covered by S, do 
let pk be the place in the inset o f t  covered by S, 
let p i  be the place in the outset of t covered by S, 
F, = F, U Consensus( Dpk , Dp, ) 
/* if some D contains more than one cube, 
consensus is generated for all cubes */ 
F, = expand( F, , R,) 
/* F, is expanded against R,, 
and cubes included in other cubes are eliminated */ 
1 
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Table 3: F and R covers for signals Ro and s (0 stands for consensus) 
lijlo cRo+ cP, CPe2 (cPd - CRo- Ri Ro's + Ro s + Ai'Ro s' 
(cP~2 @ (cPa - cRo- 1) 
R R ~  cRo- cP, cPoi (cPo - CRo+ Ai Ro s' + Ro's' + Ri'Ro's 
Fs 
Rs 
* 
(CRo+ @ cPs) (cPs @ C P ~ 2  +Ri s + Ai'Ro 
Ri'Ro's' + Ri'Ro's + Ri Rbs + Ai'Ro's' 
+Ri'Ro' + RO'S + Ri Ai s 
Ai'Ro s + Ai'Ro s' + At Ro s' + Ri Ro's' 
cs+ U CP0l U CP, U ( C P 3  - Cs-) 
(CS+ 0 CP,, 1 U (CPCl @ CPO 1 U (CPO @ (CP3 - cs- )) 
cs- U CPO2 U CP, U (CP5 - CS+) 
' 
Table 3 presents the F and R covers calculated by the 
synthesis procedure before expanding F against R.  The 
final result of the synthesis is: 
FRO = Ros+ R ; s + A :  
Fs = R b s + A ; s + R : R b  
Theorem 7 [12] The F, and Ri couers obtained by the 
synthesis procedure are valid on-set and off-set covers of 
f,, i.e. every on-set (off-set) vertex and no off-set (on-set) 
vertex off, is covered by a cube in Fi (Ri). 
4.2 Hazard-freeness under MSC 
Theorem 8 [12] The two-level sum-of-product implemen- 
tation obtained by the synthesis procedure is free of hazards 
under MSC conditions. 
Proof: Let us assume that s1 is the state in which a set 
T of concurrent transitions is enabled. Let 92 be the state 
reached from SI after firing all transitions in T. Let us 
define CT, the transition cube for T, as follows: 
Condition 
if some t; E T a={ 2 otherwise 
Since T is a set of concurrent transitions (they can be fired 
in any order), all states covered by CT are valid states of 
the SG. Let us assume we are deriving an on-set cover 
for signal t i  by using the SMC Si according to synthesis 
procedure. 
0 +- 0 transitions. All states covered by CT belong to 
the off-set of f;. Therefore, no cube of F; covers any of 
them, otherwise the STG would not have the CSC prop- 
erty. Hence, no 1-hazards can be produced. 
0 =+ 1 transitions. All states covered by CT belong to 
the off-set of f,, excepting s2. Therefore, there is at least 
one cube of F; that covers s2 and no cube of F; that covers 
the rest of states covered by CT, otherwise the STG would 
not have the CSC property. Hence, no hazards can be 
produced. 
1 + 1 transitions. Let us call ml and mz the markings 
corresponding to states SI and S Z .  There is a place p~ 
covered by Si such that ml(p1) = 1. Let us call t the 
transition in the outset of p l  covered by Si. T 
then CT is completely covered by C, and no 0-hazards 
can be produced. If t E T, let us call p z  the place in the 
outset of t covered by Si. Hence mz(p2) = 1. According 
to the synthesis procedure, CT will be covered by Cp, U 
If t 
Figure 3: Hazard-free 1 + 0 transition for signal t i  
Cp2. Since CT is a cube, then CT is completely covered 
by the consenszLs(Cpl, Cp2) and thus no 0-hazards can be 
produced. 
1 + 0 transitions. We will prove this case, without loss 
of generality, by means of the example shown in Figure 3. 
State $2 (with code v2) is the one in which t , -  is enabled. 
t 1 + ,  t z + ,  and t3+  are the set of concurrent transitions T. 
The synthesis procedure will include the following cubes 
to F,: Cpl, Cp2 - Ct,-, and consenszLs(Cpl,Cpz - Ct,-). If 
we only consider those literals involved in the transitions 
of the example, the cubes mentioned before have the fol- 
lowing literals: C, = th, Cp2 - C t , -  = t i t 2  + t j t 2 ,  and 
consensus(Cpl,CP2 - Ct,-) = ti + th, After eliminating 
cubes included in other cubes, the resulting cubes will be 
t i ,  t i ,  and ti. This three cubes cover CT - 212 and, fur- 
thermore, they change monotonically from l to 0 as the 
corresponding transition fires. Hence, no hazards can be 
produced. This proof can be easily extended to any num- 
ber of concurrent transitions. 0 
5 Experimental results 
The examples used for our experiments have been ob- 
tained from [7]. Moreover, we have also included some 
STGs automatically generated by high-level synthesis tools 
(gcdalu, gcd iega ) .  
Table 4 presents de results obtained by sis [7] and our 
approach. The number of states of the original STG, the 
number of signals and transitions before and after state 
assigment and the number of literals of the resulting cover 
are presented. CPU time is given in seconds. Results for 
sis synthesizing gcd-alu and g c d s e g a  have been obtained 
in our machine (SPARC IPX with 32 Mbyte main mem- 
ory). The other results for sis have been obtained from 
[71. 
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t initra? --.- 
sig t r  states 
alloc-outbound 7 18 17 
atod 6 12 20 
ram-read-sbuf 10 20 36 
sbuf-ram-write 10 20 58 
sbuf-read-ctl 6 12 14 
sendr-done 3 6  7 
vbe4a 6 12 76 
vbe6a 8 16 128 
master-read 13 26 8932 
gcdalu 8 16 228 
gcdrega 20 58 1274 
nak-pa 9 18 56 
Two conclusions can be derived from the results: 
The CPU times obtained by sis grow exponentially 
with the size of the STG. Exponential algorithms will 
become obsolete for large STGs. 
e The size of the circuit obtained by sis  is usually 
smaller due to the relaxations introduced in our algo- 
rithms to maintain their polynomial complexity. 
The most significant exception is the mastersead ex- 
ample, where we obtain a two-level cover of 46 literals and 
sis generates 77 literals. Furthermore, only 2 state signals 
are inserted with our approach. 
The key result is that for moderately large STGs (mas- 
tersead, gcdalu,  and gcdieg-a) the amount of CPU time 
spent by the polynomial algorithm is of 2-3 orders of mag- 
nitude smaller than that used by exponential algorithms. 
6 Conclusions 
Polynomial algorithms for the synthesis of asyn- 
chronous circuits from STGs have been presented in this 
paper. 
It seems that polynomial algorithms are the only valid 
approach to manage fairly large examples with moderate 
CPU times. The quality of the obtained circuits is compa- 
rable to  those obtained by exponential techniques. How- 
ever they are usually larger due to the relaxations intro- 
duced in the algorithms to make them polynomial. 
Current efforts are directed towards extending the pro- 
posed techniques to more general delay models (bounded 
and unbounded wire delays) and to wider classes of Petri 
nets. Also, more accurate heuristics to improve the quality 
of the circuits are explored. 
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